In this paper we present a technique to remove multi-cycle false paths from a sequential circuit by the encoding of its states. Based on behavioral level analysis, we derive the necessary and sufficient condition for the encoding of FSM to obtain a false path free implementation. This condition requires the satisfaction of false path dichotomies obtained from symbolic output and nezt state equations of the machine. The presented approach can significantly impact the multi-cycle false path removal techniques, traditionally applied to gate-level circuits.
Introduction
The problem of false paths in logic circuits has been studied extensively in recent years (e.g. [8] , [5] , [2] , [9 ) . False path in the circuit is a path that is never exercisei during the operation of the circuit due to the circuit functionality and/or delay values of the circuit components. We shall differentiate between false paths in combinational circuits and false paths in sequential circuits. False paths in combinational circuits are due to the particular implementation and depend on the physical structure of the circuit. In this case the path is physically present in the structure but it cannot be sensitized by an input vector. The presence of false paths obstruct the analysis of circuit performance, since the actual maximum delay in the combinational circuit is determined by its critical path, i.e., longest true path in the circuit. False paths in sequential circuits have a different nature. A sequential circuit mag contain a false path even if there are no false paths in the combinational logic block of the circuit. Consider a multi-cycle path, i.e., a path obtained by unrolling the sequential circuit over a number of clock cycles. If such a multi-cycle path cannot be sensitized by setting the primary inputs and next states to the appropriate values, the path is called a multi-cycle false path, or MFP for short. (In this sense the false paths in a combinational logic can be considered as single-cycle false paths). Multi-cycle false paths have also been investigated in literature to some extent [l] , [6] , [7] . It has been demonstrated that the presence of MFPs in sequential circuits may significantly affect their performance. First of all, it may lead to overestimation of the cycle time of the circuit if it is computed based on the longest (rather than critical, true) path. Furthermore, it may prevent the circuit from retiming resulting in poorer performance. Removing multi-cycle false paths from the sequential circuit often results in circuit restructuring that may enable additional retiming and in effect can lead to performance improvement [I]. Multi-cycle false paths also reduce the testability of sequential circuits. It is therefore desirable to identify and remove multi-cycle false paths from sequential circuits to help improve their performance and testability. This problem has been investigated recently, but only in the context of restructuring the circuits implemented on gate level, [I] , [7] . In this approach the gate delays are known and can be used to selectively remove long false paths. On the other hand, it requires the knowledge of the final, gate-level, circuit implementation. Algorithms for false path removal operating at the gate level tend to become very computation intensive and slow. We have demonstrated in our earlier work [6] that the presence of MFPs in a sequential circuit can be readily detected on behavioral and functional levels, where only the behavior of the machine (e.g. state transition table) or its logic is available. In this paper we concentrate on the encoding of Finite State Machines (FSMs) to eliminate the MFPs. In particular, we present the necessary and sufficient conditions for the encoding of an FSM such that it does not contain any multi-cycle false paths.
Definitions
In this section we briefly define some of the basic terms used throughout the paper. A sequential circuit is composed of simple gates, latches/registers and leads with the primary inputs and primary outputs defining its boundary. [lo] . The dithe symbols z; in l i , chotomy (1, : r;) implies z, = 1 (or O), whde for all the symbols z; in r,, z; = 0 (or 1). That is, each dichotomy defines a one-bit encoding, associated with bit y l that allows to distinguish between the symbols in I; from those in r;.
Identification of MFPs on High Level
In this section we shall demonstrate that multi-cycle false paths are a property of the sequential behavior or function of the circuit and not a property of the particular structure gate level implementation). This is in contrast Let us briefly review the following problems addressed in our earlier work[G]:
PI: Given a, sequential circuit o n functional level, represented by its state transition information and state encoding, identify and remove multi-cycle false paths.

P2: Given a sequential circuit o n behavioral level, represented by its state transition information without the state encoding, identify all multi-cycle false paths.
We shall explain the method of identifying multi-cycle false paths using an example sequential machine shown in 
3.1
Consider a sequential circuit on a functional level, where both the state transition graph and the encoding of the states are given. Our goal is to determine the presence of multi-cycle false paths in such a circuit (problem P 1 only assume that the circuit does not contain any combinational (single-cycle) false paths.
To identify k-cycle false paths on the functiozal level we need to successively substitute the state variables in the output equations by their ( k -1) time frame expressions and simplify the resulting expression. We can determine if there are k-cycle false paths terminating a t a given output by comparing the supports of the resulting irredundant (minimized) functional expression with the support of the original functional expression for that output. Proof: Let us assume one-hot encoding for the state variables of the machine. Replacing the state symbols by the the state variables, corresponding to the one-hot code, yields the functional equations similar to the symbolic equations. Then by lemma 3.1 each P F P is a false path.
Encoding for False Path Removal
In this section we describe a method to eliminate the detected potential false paths by means of state encoding. Specifically, we consider the following problem.
P3:
Given a high-level specification of an FSM, find an encoding of the states which does not iniroduce false paths in the circuit.
We refer to such an encoding as a false-path free (FPF) encoding. We shall show that such an encoding always exists and that under certain conditions the corresponding path does not appear as a physical path in the final implementation; otherwise the path remains in the circuit as a false path. We shall also derive the encoding conditions under which PFP is removed from the circuit.
A potential false path that does not appear as a physical path in the final implementation is called a no-path (NP).
Such a path has the trivial property that it exists neither in the original nor in the simplified functional output expression. On the other hand, a path xj -+ 0; is a true path (TP) if it exists both in the original and the simplified kcycle functional output expression. We can generalize this to the equations for arbitrary number of timeframes and define the k-cycle false path dichotomies in a similar fashion. We refer to the set of dichotomies obtained from the k-cycle equations as the dichotomy-set OS:. The following 1-cycle dichotomies are obtained from the 1-cycle output expressions with potential false paths for our example machine. In this case each dichotomy-set 0.5, contains only one false-path dichotomy FDj. (f'(oi)j, zj 4 sup(fE,(o;)) zj e sup(hk(o;)), zj 4 sup(hg,,(oi) ) ' E sup(h'(o;) 
Potential F P (PFP) zj
Necessary and Sufficient Condition
In general, if dichotomy F D j is satisfied by some bit r, of the state code, then each sum term aj will reduce to a single state variable rj in its true or complemented form, and the expression for o; will become a simple sum of products expression, cjEDsi r , n, il. By our initial assumption the 1-cycle expressions for state variables rj are irredundant, i.e., do not contain one-cycle false paths. Therefore, the substitution of the state variables to obtain next time-frame expression will never eliminate any of the inputs from the associated product n, i l l and thus will not introduce redundancies, hence false paths. As a result, if all false path dichotomies associated with a k-cycle potential false path are satisfied by the encoding, the corresponding output ex ressions will have the following false path properties: (ip each pseudo product term Pj in the expression contains at most one state variable, and U two product terms may differ only in the 
Ol[t] = i4[t](SO[t -
( 1 2 ) Comparison of the original and simplified 2-cycle expression reveals that il is not present in the simplified expression, hence there is a potential false path il -+ 0 1 . We therefore derive the false path dichotomy FD1 = The remaining states are unused and their codes (001, 101) are used as don't cares. By adding the don't care states which have rl = l(0) in their code (in this case the state 101) to the sum term a1 = SO + Sz + S3, the expression for a1 simplifies to a single state variable r1 or F , depending on the polarity of the bit r 1 in the state code (reversing the bit polarity does not change the encoding or its property). Thus the resulting functional output equation 01 = i 4~1 or a4-is independent of a l . That is, there is no no physical path il --+ 01 in the final implementation.
The satisfaction of the false-path dichotomies is also necessary to obtain a false-path-free implementation of the circuit. We illustrate the necessary condition with the same example. Necessity: If FD1 is not satisfied, then there will be no single product term which can represent the sum term (SO + S2 + 5 3 ) uniquely. Therefore at least two product terms are required to represent this term, with the hamming distance > 2 if it were less than 2, the two product terms will therefore differ in at least 2 state variables, as only state variables are used to encode the state (in this case both false path properties, (i) and (ii , are violated).
Since each of the state symbols (So, S2, S3 independently depends on a l l the functional sum term for (SO + Sz + S3 and the resulting functional output expression for 01 w contain a 1 in its support. Recall that the simplified equation for o; (both functional and behavioral) does not depend on i l l hence, there is false path al --+ 0 1 . The necessary and sufficient condition for FPF encoding can now be summarized by the following theorem; its proof follows directly from the discussion above. 
Encoding as a Dichotomy Covering
The removal of false paths on behavioral level can now be formulated as a dichotomy covering problem [ l o ] , [3] . For each output with a potential false path we generate the corresponding set of dichotomies and include it in the final constraint set for the state code of the FSM. For a false path to be removed, the corresponding dichotomy must be covered by a t least one of the encoding bits. Any constrained encoding method [4] which is capable of satisfying all of these constraints wdl result in a code, and subsequently in a circuit, which does not contain any multi-cycle false paths. Figure 3(a) shows the gate-level implementation of our example machine using the encoding which satisfies all false path dichotomies. The circuit is smaller and has fewer registers than the circuit in [ l ] obtained after false path removal and retiming, Figure 3(b) . It can operate at the same clock period as in [ I ] without additional retiming. We have implemented our F P F encoding technique as a C program. It identifies potential false paths in a given FSM and generates the necessary FPDs. We have presented a study on the identification and removal of multi-cycle false paths from a sequential circuit specified at the behavioral level. We derived the necessary and sufficient condition to remove the multi-cycle false paths from the circuit and presented a systematic encoding methodology to obtain a false-path-free circuit based on the dichotomy covering approach. It is not clear if removing all multi-cycle false paths (instead of aiming at critical false paths along longest paths is a good strategy, as it may lead to implementations wit h longer state codes than necessary. Our initial experience indicates that such an encoding often results in a circuit with reduced delay and with a simpler structure and thus a smaller area.
Results and Conclusion
